



UNITED STATES PATENT AND TRADEMARK OFFICE

W

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/733,418

12/08/2000

Salman Akram

96-0841.01

6082

7590

02/23/2004

Micron Technology, Inc.

c/o David J. Paul

Patent Dept. MS 525

P.O. Box 6

Boise, ID 83716-0006

EXAMINER

BROCK II, PAUL E

ART UNIT

PAPER NUMBER

2815

DATE MAILED: 02/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/733,418

Applicant(s)

AKRAM, SALMAN

Examiner

Paul E Brock II

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 December 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 25-43 and 45-56 is/are pending in the application.
- 4a) Of the above claim(s) 32,39,42,45-49 and 55 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 25-31,33-38,40,41,43,50-54 and 56 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 08 December 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____

DETAILED ACTION

Election/Restrictions

1. Claims 32, 39, 42, 45 – 49 and 55 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species, there being no allowable generic or linking claim. Election was made **without** traverse in Paper No. 5.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 25, 27 – 31, 33, 34, 36 – 38, 40, and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wu in view of Kameyama (USPAT 4472240).

With regard to claim 25, Wu discloses in figures 8 – 11b forming a first trench into a semiconductor substrate. Wu discloses in figures 8 – 11b forming a single layer dielectric lining on the surface of the first trench. Wu discloses in figures 8 – 11b forming a spacer along the sidewall of the first trench over and in direct contact with the single layer dielectric lining without removing a lateral portion of the single layer dielectric residing at the bottom of the first trench. Wu discloses in figures 8 – 11b forming an insulative material in the first trench at least

Art Unit: 2815

partially by substantially consuming the spacer and the single layer dielectric lining to substantially fill the first trench with the insulative material without forming a diffusion region at the base of the trench. Wu does not teach forming a second trench into the substrate assembly at the bottom of the first trench while using the spacer as an etching guide. Kameyama teaches in figure 4e forming a second trench (107) into the semiconductor substrate at the bottom of a first trench (104) by using a spacer (106a and 106b) as an etching guide. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the etching of the second trench of Kameyama in the method of Wu in order to form an element isolation region in a self-aligned manner with excellent controllability without forming a cavity therein as stated by Kameyama in column 2, lines 51 – 55. It would have been further obvious in the method of Wu and Kameyama that the forming a second trench would have to be performed by removing the lateral portion of the single layer dielectric of Wu. This is because in order to form the second trench of Kameyama in the device of Wu, the lateral portion of the single layer dielectric must be removed before being able to etch the second trench using the spacer as an etching guide. Kameyama also teaches in column 4, lines 18 – 25 forming an insulative material in the first and second trenches substantially filling the first and second trenches with the insulative material without forming a diffusion region at the base of the second trench. Therefore, it would further have been obvious to combine the method of filling the trenches of Wu and Kameyama.

With regard to claim 27, Wu discloses in figures 8 – 11b wherein the spacer is formed from an oxidizable material.

With regard to claim 28, Kameyama discloses in column 3, lines 60 – 68 wherein the spacer is formed of oxide.

With regard to claim 29, Wu discloses in figures 8 – 11b further comprising the step of forming an insulation layer on the semiconductor substrate prior to the step of forming a first trench.

With regard to claim 30, Wu discloses in figures 8 – 11b annealing the semiconductor assembly in the presence of an oxidizing agent.

With regard to claim 31, Wu discloses in figures 8 – 11b wherein the insulative material and the dielectric lining are the same type material.

With regard to claim 33, Wu discloses in figures 8 – 11b wherein the process uses only one mask to form the device isolation.

With regard to claim 34, Wu discloses in figures 8 – 11b forming a first trench into a semiconductor substrate. Wu discloses in figures 8 – 11b forming a single layer dielectric lining on the surface of the first trench. Wu discloses in figures 8 – 11b forming a semiconductive spacer along the sidewall of the first trench over and in direct contact with the single layer dielectric lining without removing a lateral portion of the single layer dielectric residing at the bottom of the first trench. Wu discloses in figures 8 – 11b forming a substantially uniform insulative material in the first trench at least partially by substantially consuming the semiconductive spacer and the single layer dielectric lining during formation to substantially fill the first trench with the substantially uniform insulative material without forming a diffusion at the base of the trench. Wu does not teach forming a second trench into the semiconductor substrate assembly at the bottom of the first trench while using the spacer as an etching guide. Kameyama teaches in figure 4e forming a second trench (107) into the semiconductor substrate at the bottom of a first trench (104) by using a spacer (106a and 106b) as an etching guide, the

semiconductor substrate being devoid of a bordering diffusion region at the base of the second trench. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the etching of the second trench of Kameyama in the method of Wu in order to form an element isolation region in a self-aligned manner with excellent controllability without forming a cavity therein as stated by Kameyama in column 2, lines 51 – 55. It would have been further obvious in the method of Wu and Kameyama that the forming a second trench would have to be performed by removing the lateral portion of the single layer dielectric of Wu. This is because in order to form the second trench of Kameyama in the device of Wu, the lateral portion of the single layer dielectric must be removed before being able to etch the second trench using the spacer as an etching guide. Kameyama also teaches in column 4, lines 18 – 25 forming an oxide filler in the first and second trenches substantially filling the first and second trenches without forming a diffusion at the base of the trench. Therefore, it would further have been obvious to combine the method of filling the trenches of Wu and Kameyama. Wu discloses in figures 8 – 11b planarizing the insulative material. Wu discloses in figures 8 – 11b wherein the process uses only one mask to form the device isolation.

With regard to claim 36, Wu discloses in figures 8 – 11b further comprising the step of forming an insulation layer on the semiconductor substrate prior to the step of forming a first trench.

With regard to claim 37, Wu discloses in figures 8 – 11b annealing the semiconductor assembly in the presence of an oxidizing agent.

With regard to claim 38, Wu discloses in figures 8 – 11b wherein the insulative material and the single layer dielectric lining are the same type material.

With regard to claim 40, Wu discloses in figures 8 – 11b forming a first mask over a silicon substrate assembly. Wu discloses in figures 8 – 11b forming a first trench into the silicon substrate assembly using the mask as an etching guide. Wu discloses in figures 8 – 11b forming an oxide layer on the surface of the first trench. Wu discloses in figures 8 – 11b forming a silicon spacer on the sidewall of the first trench over and in direct contact with the single layer dielectric lining without removing a lateral portion of the single layer dielectric residing at the bottom of the first trench. Wu discloses in figures 8 – 11b forming an oxide filler substantially devoid of other constituents in the first trench at least partially by substantially consuming the silicon spacer and the oxide layer to substantially fill the first trench with the oxide filler without forming a diffusion region at the base of the trench. Wu does not disclose forming a second trench into the semiconductor substrate assembly at the bottom of the first trench while using the spacer as an etching guide. Kameyama teaches in figure 4e forming a second trench (107) into the semiconductor substrate assembly at the bottom of a first trench (104) by using a spacer (106a and 106b) as an etching guide. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the etching of the second trench of Kameyama in the method of Wu in order to form an element isolation region in a self-aligned manner with excellent controllability without forming a cavity therein as stated by Kameyama in column 2, lines 51 – 55. It would have been further obvious in the method of Wu and Kameyama that the forming a second trench would have to be performed by removing the lateral portion of the single layer dielectric of Wu. This is because in order to form the second trench of Kameyama in the device of Wu, the lateral portion of the single layer dielectric must be removed before being able to etch the second trench using the spacer as an etching guide. Kameyama also

teaches in column 4, lines 18 – 25 forming an oxide filler in the first and second trenches substantially filling the first and second trenches without forming a diffusion region at the base of the second trench. Therefore, it would further have been obvious to combine the method of filling the trenches of Wu and Kameyama. Wu discloses in figures 8 – 11b planarizing the oxide filler.

With regard to claim 43, Wu discloses in figures 8 – 11b annealing the semiconductor assembly in the presence of an oxidizing agent.

4. Claims 50, 52 – 54, and 56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wu (USPAT 5393692) in view of Chan et al. (USPAT 5087586, Chan).

With regard to claim 50, Wu discloses in figures 8 – 11b forming a trench (54) into a semiconductor substrate (20) having a top surface. Wu discloses in figures 8 – 11b forming a single layer dielectric lining (55) on the surface of the trench. Wu discloses in figures 8 – 11b forming a semiconductive spacer (58) along the sidewall of the trench over and in direct contact with the single layer dielectric lining. Wu discloses in figures 8 – 11b forming substantially uniform insulative material (63) in the trench at least partially by substantially consuming the semiconductive spacer and the single layer dielectric lining to substantially fill the trench with the substantially uniform insulative material without forming a diffusion region at the base of the trench. Wu discloses in figures 11a and 11b etching the insulative material such that edges of the insulative material are approximately the same level as the top surface of the semiconductor substrate. Wu does not teach wherein this etching step is a planarizing step. Chan teaches in figures 14a – 15 and column 53 – 57 planarizing an insulative material (121) to a same level as a

top surface of a semiconductor substrate (61). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the planarizing of Chan in the method of Wu in order to obtain a flat surface which is conducive to further processing such as improved lithography, thus improving overall device performance and reliability.

With regard to claim 52, Wu discloses in figures 8 – 11b further comprising the step of forming an insulation layer (22) on the semiconductor substrate prior to the step of forming a first trench.

With regard to claim 53, Wu discloses in figures 8 – 11b annealing the semiconductor assembly in the presence of an oxidizing agent.

With regard to claim 54, Wu discloses in figures 8 – 11b wherein the insulative material and the dielectric lining are the same material.

With regard to claim 56, Wu discloses in figures 8 – 11b wherein the process uses only one mask (28) to form the device isolation.

5. Claim 51 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wu and Chan as applied to claim 50 above, and further in view of Thomas et al. (USPAT 4922318, Thomas).

With regard to claim 51, Wu discloses in column 1, lines 7 – 22 individual device structures. Typically these individual device structures comprise diffusion regions. Wu and Chan do not teach wherein an overall depth of the trench is two times a depth of a bordering diffusion region. Thomas discloses in figure 6 an overall depth of a trench (22) is two times a depth of a bordering diffusion region (84a). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the depth relationship of Thomas in the

method of Wu and Chan in order to ensure adequate isolation between neighboring active areas that comprise device structures.

6. Claims 26, 35, and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wu and Kameyama as applied to claims 25, 34, and 40 above, and further in view of Thomas.

Wu discloses in column 1, lines 7 – 22 individual device structures. Typically these individual device structures comprise diffusion regions. Wu does not teach wherein an overall depth of the first trench is two times a depth of a bordering diffusion region. Thomas discloses in figure 6 an overall depth of a trench (22) is two times a depth of a bordering diffusion region (84a). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the depth relationship of Thomas in the method of Wu and Kameyama in order to ensure adequate isolation between neighboring active areas which comprise device structures.

Response to Arguments

7. Applicant's arguments filed December 2, 2003 have been fully considered but they are not persuasive.

8. With regard to the applicant's argument that Wu teaches against the currently claimed planarizing step. It should be noted that planarization techniques above Wu are well known in the art. Planar surfaces are well known to improve semiconductor-processing techniques as described above. Wu's silence to these planarization techniques is no indication of teaching

against planarization. Therefore, applicant's arguments are not persuasive, and the rejection is proper.

9. In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

10. With regard to applicant's argument that "Kameyama does not employ the use of an etch stop layer at the bottom of the first trench, nor do the teachings of Kameyama suggest the need or desire for the use of an etch stop layer at the bottom of the first trench," it should be noted the Kameyama is a secondary reference to Wu. 35 USC 103(a) does not require a secondary reference to teach the teachings of the primary reference. Wu, the primary reference, teaches the use of an etch stop layer at the bottom of the first trench. Therefore, applicant's arguments are not persuasive and the rejections are proper.

11. With regard to applicant's arguments that "Wu makes no suggestion of forming a second trench," it should be noted that the teaching of a second trench is found in Kameyama. 35 USC 103(a) does not require a primary reference to teach the teaching of a secondary reference.

Kameyama, the secondary reference, teaches forming a second trench. Therefore, applicant's arguments are not persuasive and the rejections are proper.

Conclusion

1. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul E Brock II whose telephone number is (703) 308-6236. The examiner can normally be reached on 8:30 AM - 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the

Application/Control Number: 09/733,418

Page 12


Art Unit: 2815

organization where this application or proceeding is assigned are (703) 872-9306 for regular communications and (703) 872-9306 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Paul E Brock II
January 30, 2004




Tom Thomas
Senior Patent Examiner
Center 2800